Type Alias W

Source
pub type W = W<IntenclrSpec>;
Expand description

Register INTENCLR writer

Aliased Type§

struct W { /* private fields */ }

Implementations§

Source§

impl W

Source

pub fn xoscrdy0(&mut self) -> Xoscrdy0W<'_, IntenclrSpec>

Bit 0 - XOSC 0 Ready Interrupt Enable

Source

pub fn xoscrdy1(&mut self) -> Xoscrdy1W<'_, IntenclrSpec>

Bit 1 - XOSC 1 Ready Interrupt Enable

Source

pub fn xoscfail0(&mut self) -> Xoscfail0W<'_, IntenclrSpec>

Bit 2 - XOSC 0 Clock Failure Detector Interrupt Enable

Source

pub fn xoscfail1(&mut self) -> Xoscfail1W<'_, IntenclrSpec>

Bit 3 - XOSC 1 Clock Failure Detector Interrupt Enable

Source

pub fn dfllrdy(&mut self) -> DfllrdyW<'_, IntenclrSpec>

Bit 8 - DFLL Ready Interrupt Enable

Source

pub fn dflloob(&mut self) -> DflloobW<'_, IntenclrSpec>

Bit 9 - DFLL Out Of Bounds Interrupt Enable

Source

pub fn dflllckf(&mut self) -> DflllckfW<'_, IntenclrSpec>

Bit 10 - DFLL Lock Fine Interrupt Enable

Source

pub fn dflllckc(&mut self) -> DflllckcW<'_, IntenclrSpec>

Bit 11 - DFLL Lock Coarse Interrupt Enable

Source

pub fn dfllrcs(&mut self) -> DfllrcsW<'_, IntenclrSpec>

Bit 12 - DFLL Reference Clock Stopped Interrupt Enable

Source

pub fn dpll0lckr(&mut self) -> Dpll0lckrW<'_, IntenclrSpec>

Bit 16 - DPLL0 Lock Rise Interrupt Enable

Source

pub fn dpll0lckf(&mut self) -> Dpll0lckfW<'_, IntenclrSpec>

Bit 17 - DPLL0 Lock Fall Interrupt Enable

Source

pub fn dpll0lto(&mut self) -> Dpll0ltoW<'_, IntenclrSpec>

Bit 18 - DPLL0 Lock Timeout Interrupt Enable

Source

pub fn dpll0ldrto(&mut self) -> Dpll0ldrtoW<'_, IntenclrSpec>

Bit 19 - DPLL0 Loop Divider Ratio Update Complete Interrupt Enable

Source

pub fn dpll1lckr(&mut self) -> Dpll1lckrW<'_, IntenclrSpec>

Bit 24 - DPLL1 Lock Rise Interrupt Enable

Source

pub fn dpll1lckf(&mut self) -> Dpll1lckfW<'_, IntenclrSpec>

Bit 25 - DPLL1 Lock Fall Interrupt Enable

Source

pub fn dpll1lto(&mut self) -> Dpll1ltoW<'_, IntenclrSpec>

Bit 26 - DPLL1 Lock Timeout Interrupt Enable

Source

pub fn dpll1ldrto(&mut self) -> Dpll1ldrtoW<'_, IntenclrSpec>

Bit 27 - DPLL1 Loop Divider Ratio Update Complete Interrupt Enable