atsamd21g::sysctrl::bod33

Type Alias PselW

Source
pub type PselW<'a, REG> = FieldWriter<'a, REG, 4, Pselselect, Safe>;
Expand description

Field PSEL writer - Prescaler Select

Aliased Type§

struct PselW<'a, REG> { /* private fields */ }

Implementations§

Source§

impl<'a, REG> PselW<'a, REG>
where REG: Writable + RegisterSpec, REG::Ux: From<u8>,

Source

pub fn div2(self) -> &'a mut W<REG>

Divide clock by 2

Source

pub fn div4(self) -> &'a mut W<REG>

Divide clock by 4

Source

pub fn div8(self) -> &'a mut W<REG>

Divide clock by 8

Source

pub fn div16(self) -> &'a mut W<REG>

Divide clock by 16

Source

pub fn div32(self) -> &'a mut W<REG>

Divide clock by 32

Source

pub fn div64(self) -> &'a mut W<REG>

Divide clock by 64

Source

pub fn div128(self) -> &'a mut W<REG>

Divide clock by 128

Source

pub fn div256(self) -> &'a mut W<REG>

Divide clock by 256

Source

pub fn div512(self) -> &'a mut W<REG>

Divide clock by 512

Source

pub fn div1k(self) -> &'a mut W<REG>

Divide clock by 1024

Source

pub fn div2k(self) -> &'a mut W<REG>

Divide clock by 2048

Source

pub fn div4k(self) -> &'a mut W<REG>

Divide clock by 4096

Source

pub fn div8k(self) -> &'a mut W<REG>

Divide clock by 8192

Source

pub fn div16k(self) -> &'a mut W<REG>

Divide clock by 16384

Source

pub fn div32k(self) -> &'a mut W<REG>

Divide clock by 32768

Source

pub fn div64k(self) -> &'a mut W<REG>

Divide clock by 65536