1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
#[doc = "Register `ISR` reader"]
pub struct R(crate::R<ISR_SPEC>);
impl core::ops::Deref for R {
type Target = crate::R<ISR_SPEC>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl From<crate::R<ISR_SPEC>> for R {
#[inline(always)]
fn from(reader: crate::R<ISR_SPEC>) -> Self {
R(reader)
}
}
#[doc = "Field `RHC` reader - Region Hash Completed"]
pub struct RHC_R(crate::FieldReader<u8, u8>);
impl RHC_R {
#[inline(always)]
pub(crate) fn new(bits: u8) -> Self {
RHC_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for RHC_R {
type Target = crate::FieldReader<u8, u8>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `RDM` reader - Region Digest Mismatch"]
pub struct RDM_R(crate::FieldReader<u8, u8>);
impl RDM_R {
#[inline(always)]
pub(crate) fn new(bits: u8) -> Self {
RDM_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for RDM_R {
type Target = crate::FieldReader<u8, u8>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `RBE` reader - Region Bus Error"]
pub struct RBE_R(crate::FieldReader<u8, u8>);
impl RBE_R {
#[inline(always)]
pub(crate) fn new(bits: u8) -> Self {
RBE_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for RBE_R {
type Target = crate::FieldReader<u8, u8>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `RWC` reader - Region Wrap Condition Detected"]
pub struct RWC_R(crate::FieldReader<u8, u8>);
impl RWC_R {
#[inline(always)]
pub(crate) fn new(bits: u8) -> Self {
RWC_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for RWC_R {
type Target = crate::FieldReader<u8, u8>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `REC` reader - Region End bit Condition Detected"]
pub struct REC_R(crate::FieldReader<u8, u8>);
impl REC_R {
#[inline(always)]
pub(crate) fn new(bits: u8) -> Self {
REC_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for REC_R {
type Target = crate::FieldReader<u8, u8>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `RSU` reader - Region Status Updated Detected"]
pub struct RSU_R(crate::FieldReader<u8, u8>);
impl RSU_R {
#[inline(always)]
pub(crate) fn new(bits: u8) -> Self {
RSU_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for RSU_R {
type Target = crate::FieldReader<u8, u8>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
#[doc = "Field `URAD` reader - Undefined Register Access Detection Status"]
pub struct URAD_R(crate::FieldReader<bool, bool>);
impl URAD_R {
#[inline(always)]
pub(crate) fn new(bits: bool) -> Self {
URAD_R(crate::FieldReader::new(bits))
}
}
impl core::ops::Deref for URAD_R {
type Target = crate::FieldReader<bool, bool>;
#[inline(always)]
fn deref(&self) -> &Self::Target {
&self.0
}
}
impl R {
#[doc = "Bits 0:3 - Region Hash Completed"]
#[inline(always)]
pub fn rhc(&self) -> RHC_R {
RHC_R::new((self.bits & 0x0f) as u8)
}
#[doc = "Bits 4:7 - Region Digest Mismatch"]
#[inline(always)]
pub fn rdm(&self) -> RDM_R {
RDM_R::new(((self.bits >> 4) & 0x0f) as u8)
}
#[doc = "Bits 8:11 - Region Bus Error"]
#[inline(always)]
pub fn rbe(&self) -> RBE_R {
RBE_R::new(((self.bits >> 8) & 0x0f) as u8)
}
#[doc = "Bits 12:15 - Region Wrap Condition Detected"]
#[inline(always)]
pub fn rwc(&self) -> RWC_R {
RWC_R::new(((self.bits >> 12) & 0x0f) as u8)
}
#[doc = "Bits 16:19 - Region End bit Condition Detected"]
#[inline(always)]
pub fn rec(&self) -> REC_R {
REC_R::new(((self.bits >> 16) & 0x0f) as u8)
}
#[doc = "Bits 20:23 - Region Status Updated Detected"]
#[inline(always)]
pub fn rsu(&self) -> RSU_R {
RSU_R::new(((self.bits >> 20) & 0x0f) as u8)
}
#[doc = "Bit 24 - Undefined Register Access Detection Status"]
#[inline(always)]
pub fn urad(&self) -> URAD_R {
URAD_R::new(((self.bits >> 24) & 0x01) != 0)
}
}
#[doc = "Interrupt Status\n\nThis register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [isr](index.html) module"]
pub struct ISR_SPEC;
impl crate::RegisterSpec for ISR_SPEC {
type Ux = u32;
}
#[doc = "`read()` method returns [isr::R](R) reader structure"]
impl crate::Readable for ISR_SPEC {
type Reader = R;
}
#[doc = "`reset()` method sets ISR to value 0"]
impl crate::Resettable for ISR_SPEC {
#[inline(always)]
fn reset_value() -> Self::Ux {
0
}
}