1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
#[doc = r"Register block"]
#[repr(C)]
pub struct RegisterBlock {
#[doc = "0x00 - Control"]
pub ctrl: crate::Reg<ctrl::CTRL_SPEC>,
#[doc = "0x02 - CRC Control"]
pub crcctrl: crate::Reg<crcctrl::CRCCTRL_SPEC>,
#[doc = "0x04 - CRC Data Input"]
pub crcdatain: crate::Reg<crcdatain::CRCDATAIN_SPEC>,
#[doc = "0x08 - CRC Checksum"]
pub crcchksum: crate::Reg<crcchksum::CRCCHKSUM_SPEC>,
#[doc = "0x0c - CRC Status"]
pub crcstatus: crate::Reg<crcstatus::CRCSTATUS_SPEC>,
#[doc = "0x0d - Debug Control"]
pub dbgctrl: crate::Reg<dbgctrl::DBGCTRL_SPEC>,
#[doc = "0x0e - QOS Control"]
pub qosctrl: crate::Reg<qosctrl::QOSCTRL_SPEC>,
_reserved7: [u8; 0x01],
#[doc = "0x10 - Software Trigger Control"]
pub swtrigctrl: crate::Reg<swtrigctrl::SWTRIGCTRL_SPEC>,
#[doc = "0x14 - Priority Control 0"]
pub prictrl0: crate::Reg<prictrl0::PRICTRL0_SPEC>,
_reserved9: [u8; 0x08],
#[doc = "0x20 - Interrupt Pending"]
pub intpend: crate::Reg<intpend::INTPEND_SPEC>,
_reserved10: [u8; 0x02],
#[doc = "0x24 - Interrupt Status"]
pub intstatus: crate::Reg<intstatus::INTSTATUS_SPEC>,
#[doc = "0x28 - Busy Channels"]
pub busych: crate::Reg<busych::BUSYCH_SPEC>,
#[doc = "0x2c - Pending Channels"]
pub pendch: crate::Reg<pendch::PENDCH_SPEC>,
#[doc = "0x30 - Active Channel and Levels"]
pub active: crate::Reg<active::ACTIVE_SPEC>,
#[doc = "0x34 - Descriptor Memory Section Base Address"]
pub baseaddr: crate::Reg<baseaddr::BASEADDR_SPEC>,
#[doc = "0x38 - Write-Back Memory Section Base Address"]
pub wrbaddr: crate::Reg<wrbaddr::WRBADDR_SPEC>,
_reserved16: [u8; 0x03],
#[doc = "0x3f - Channel ID"]
pub chid: crate::Reg<chid::CHID_SPEC>,
#[doc = "0x40 - Channel Control A"]
pub chctrla: crate::Reg<chctrla::CHCTRLA_SPEC>,
_reserved18: [u8; 0x03],
#[doc = "0x44 - Channel Control B"]
pub chctrlb: crate::Reg<chctrlb::CHCTRLB_SPEC>,
_reserved19: [u8; 0x04],
#[doc = "0x4c - Channel Interrupt Enable Clear"]
pub chintenclr: crate::Reg<chintenclr::CHINTENCLR_SPEC>,
#[doc = "0x4d - Channel Interrupt Enable Set"]
pub chintenset: crate::Reg<chintenset::CHINTENSET_SPEC>,
#[doc = "0x4e - Channel Interrupt Flag Status and Clear"]
pub chintflag: crate::Reg<chintflag::CHINTFLAG_SPEC>,
#[doc = "0x4f - Channel Status"]
pub chstatus: crate::Reg<chstatus::CHSTATUS_SPEC>,
}
#[doc = "CTRL register accessor: an alias for `Reg<CTRL_SPEC>`"]
pub type CTRL = crate::Reg<ctrl::CTRL_SPEC>;
#[doc = "Control"]
pub mod ctrl;
#[doc = "CRCCTRL register accessor: an alias for `Reg<CRCCTRL_SPEC>`"]
pub type CRCCTRL = crate::Reg<crcctrl::CRCCTRL_SPEC>;
#[doc = "CRC Control"]
pub mod crcctrl;
#[doc = "CRCDATAIN register accessor: an alias for `Reg<CRCDATAIN_SPEC>`"]
pub type CRCDATAIN = crate::Reg<crcdatain::CRCDATAIN_SPEC>;
#[doc = "CRC Data Input"]
pub mod crcdatain;
#[doc = "CRCCHKSUM register accessor: an alias for `Reg<CRCCHKSUM_SPEC>`"]
pub type CRCCHKSUM = crate::Reg<crcchksum::CRCCHKSUM_SPEC>;
#[doc = "CRC Checksum"]
pub mod crcchksum;
#[doc = "CRCSTATUS register accessor: an alias for `Reg<CRCSTATUS_SPEC>`"]
pub type CRCSTATUS = crate::Reg<crcstatus::CRCSTATUS_SPEC>;
#[doc = "CRC Status"]
pub mod crcstatus;
#[doc = "DBGCTRL register accessor: an alias for `Reg<DBGCTRL_SPEC>`"]
pub type DBGCTRL = crate::Reg<dbgctrl::DBGCTRL_SPEC>;
#[doc = "Debug Control"]
pub mod dbgctrl;
#[doc = "QOSCTRL register accessor: an alias for `Reg<QOSCTRL_SPEC>`"]
pub type QOSCTRL = crate::Reg<qosctrl::QOSCTRL_SPEC>;
#[doc = "QOS Control"]
pub mod qosctrl;
#[doc = "SWTRIGCTRL register accessor: an alias for `Reg<SWTRIGCTRL_SPEC>`"]
pub type SWTRIGCTRL = crate::Reg<swtrigctrl::SWTRIGCTRL_SPEC>;
#[doc = "Software Trigger Control"]
pub mod swtrigctrl;
#[doc = "PRICTRL0 register accessor: an alias for `Reg<PRICTRL0_SPEC>`"]
pub type PRICTRL0 = crate::Reg<prictrl0::PRICTRL0_SPEC>;
#[doc = "Priority Control 0"]
pub mod prictrl0;
#[doc = "INTPEND register accessor: an alias for `Reg<INTPEND_SPEC>`"]
pub type INTPEND = crate::Reg<intpend::INTPEND_SPEC>;
#[doc = "Interrupt Pending"]
pub mod intpend;
#[doc = "INTSTATUS register accessor: an alias for `Reg<INTSTATUS_SPEC>`"]
pub type INTSTATUS = crate::Reg<intstatus::INTSTATUS_SPEC>;
#[doc = "Interrupt Status"]
pub mod intstatus;
#[doc = "BUSYCH register accessor: an alias for `Reg<BUSYCH_SPEC>`"]
pub type BUSYCH = crate::Reg<busych::BUSYCH_SPEC>;
#[doc = "Busy Channels"]
pub mod busych;
#[doc = "PENDCH register accessor: an alias for `Reg<PENDCH_SPEC>`"]
pub type PENDCH = crate::Reg<pendch::PENDCH_SPEC>;
#[doc = "Pending Channels"]
pub mod pendch;
#[doc = "ACTIVE register accessor: an alias for `Reg<ACTIVE_SPEC>`"]
pub type ACTIVE = crate::Reg<active::ACTIVE_SPEC>;
#[doc = "Active Channel and Levels"]
pub mod active;
#[doc = "BASEADDR register accessor: an alias for `Reg<BASEADDR_SPEC>`"]
pub type BASEADDR = crate::Reg<baseaddr::BASEADDR_SPEC>;
#[doc = "Descriptor Memory Section Base Address"]
pub mod baseaddr;
#[doc = "WRBADDR register accessor: an alias for `Reg<WRBADDR_SPEC>`"]
pub type WRBADDR = crate::Reg<wrbaddr::WRBADDR_SPEC>;
#[doc = "Write-Back Memory Section Base Address"]
pub mod wrbaddr;
#[doc = "CHID register accessor: an alias for `Reg<CHID_SPEC>`"]
pub type CHID = crate::Reg<chid::CHID_SPEC>;
#[doc = "Channel ID"]
pub mod chid;
#[doc = "CHCTRLA register accessor: an alias for `Reg<CHCTRLA_SPEC>`"]
pub type CHCTRLA = crate::Reg<chctrla::CHCTRLA_SPEC>;
#[doc = "Channel Control A"]
pub mod chctrla;
#[doc = "CHCTRLB register accessor: an alias for `Reg<CHCTRLB_SPEC>`"]
pub type CHCTRLB = crate::Reg<chctrlb::CHCTRLB_SPEC>;
#[doc = "Channel Control B"]
pub mod chctrlb;
#[doc = "CHINTENCLR register accessor: an alias for `Reg<CHINTENCLR_SPEC>`"]
pub type CHINTENCLR = crate::Reg<chintenclr::CHINTENCLR_SPEC>;
#[doc = "Channel Interrupt Enable Clear"]
pub mod chintenclr;
#[doc = "CHINTENSET register accessor: an alias for `Reg<CHINTENSET_SPEC>`"]
pub type CHINTENSET = crate::Reg<chintenset::CHINTENSET_SPEC>;
#[doc = "Channel Interrupt Enable Set"]
pub mod chintenset;
#[doc = "CHINTFLAG register accessor: an alias for `Reg<CHINTFLAG_SPEC>`"]
pub type CHINTFLAG = crate::Reg<chintflag::CHINTFLAG_SPEC>;
#[doc = "Channel Interrupt Flag Status and Clear"]
pub mod chintflag;
#[doc = "CHSTATUS register accessor: an alias for `Reg<CHSTATUS_SPEC>`"]
pub type CHSTATUS = crate::Reg<chstatus::CHSTATUS_SPEC>;
#[doc = "Channel Status"]
pub mod chstatus;