atsamd51p/usb/host/
host_pipe.rs

Help
1#[repr(C)]
2#[doc = "HOST_PIPE\\[%s\\]"]
3#[doc(alias = "HOST_PIPE")]
4pub struct HostPipe {
5    pcfg: Pcfg,
6    _reserved1: [u8; 0x02],
7    binterval: Binterval,
8    pstatusclr: Pstatusclr,
9    pstatusset: Pstatusset,
10    pstatus: Pstatus,
11    pintflag: Pintflag,
12    pintenclr: Pintenclr,
13    pintenset: Pintenset,
14}
15impl HostPipe {
16    #[doc = "0x00 - HOST_PIPE End Point Configuration"]
17    #[inline(always)]
18    pub const fn pcfg(&self) -> &Pcfg {
19        &self.pcfg
20    }
21    #[doc = "0x03 - HOST_PIPE Bus Access Period of Pipe"]
22    #[inline(always)]
23    pub const fn binterval(&self) -> &Binterval {
24        &self.binterval
25    }
26    #[doc = "0x04 - HOST_PIPE End Point Pipe Status Clear"]
27    #[inline(always)]
28    pub const fn pstatusclr(&self) -> &Pstatusclr {
29        &self.pstatusclr
30    }
31    #[doc = "0x05 - HOST_PIPE End Point Pipe Status Set"]
32    #[inline(always)]
33    pub const fn pstatusset(&self) -> &Pstatusset {
34        &self.pstatusset
35    }
36    #[doc = "0x06 - HOST_PIPE End Point Pipe Status"]
37    #[inline(always)]
38    pub const fn pstatus(&self) -> &Pstatus {
39        &self.pstatus
40    }
41    #[doc = "0x07 - HOST_PIPE Pipe Interrupt Flag"]
42    #[inline(always)]
43    pub const fn pintflag(&self) -> &Pintflag {
44        &self.pintflag
45    }
46    #[doc = "0x08 - HOST_PIPE Pipe Interrupt Flag Clear"]
47    #[inline(always)]
48    pub const fn pintenclr(&self) -> &Pintenclr {
49        &self.pintenclr
50    }
51    #[doc = "0x09 - HOST_PIPE Pipe Interrupt Flag Set"]
52    #[inline(always)]
53    pub const fn pintenset(&self) -> &Pintenset {
54        &self.pintenset
55    }
56}
57#[doc = "PCFG (rw) register accessor: HOST_PIPE End Point Configuration\n\nYou can [`read`](crate::Reg::read) this register and get [`pcfg::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`pcfg::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@pcfg`]
58module"]
59#[doc(alias = "PCFG")]
60pub type Pcfg = crate::Reg<pcfg::PcfgSpec>;
61#[doc = "HOST_PIPE End Point Configuration"]
62pub mod pcfg;
63#[doc = "BINTERVAL (rw) register accessor: HOST_PIPE Bus Access Period of Pipe\n\nYou can [`read`](crate::Reg::read) this register and get [`binterval::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`binterval::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@binterval`]
64module"]
65#[doc(alias = "BINTERVAL")]
66pub type Binterval = crate::Reg<binterval::BintervalSpec>;
67#[doc = "HOST_PIPE Bus Access Period of Pipe"]
68pub mod binterval;
69#[doc = "PSTATUSCLR (w) register accessor: HOST_PIPE End Point Pipe Status Clear\n\nYou can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`pstatusclr::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@pstatusclr`]
70module"]
71#[doc(alias = "PSTATUSCLR")]
72pub type Pstatusclr = crate::Reg<pstatusclr::PstatusclrSpec>;
73#[doc = "HOST_PIPE End Point Pipe Status Clear"]
74pub mod pstatusclr;
75#[doc = "PSTATUSSET (w) register accessor: HOST_PIPE End Point Pipe Status Set\n\nYou can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`pstatusset::W`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@pstatusset`]
76module"]
77#[doc(alias = "PSTATUSSET")]
78pub type Pstatusset = crate::Reg<pstatusset::PstatussetSpec>;
79#[doc = "HOST_PIPE End Point Pipe Status Set"]
80pub mod pstatusset;
81#[doc = "PSTATUS (r) register accessor: HOST_PIPE End Point Pipe Status\n\nYou can [`read`](crate::Reg::read) this register and get [`pstatus::R`]. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@pstatus`]
82module"]
83#[doc(alias = "PSTATUS")]
84pub type Pstatus = crate::Reg<pstatus::PstatusSpec>;
85#[doc = "HOST_PIPE End Point Pipe Status"]
86pub mod pstatus;
87#[doc = "PINTFLAG (rw) register accessor: HOST_PIPE Pipe Interrupt Flag\n\nYou can [`read`](crate::Reg::read) this register and get [`pintflag::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`pintflag::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@pintflag`]
88module"]
89#[doc(alias = "PINTFLAG")]
90pub type Pintflag = crate::Reg<pintflag::PintflagSpec>;
91#[doc = "HOST_PIPE Pipe Interrupt Flag"]
92pub mod pintflag;
93#[doc = "PINTENCLR (rw) register accessor: HOST_PIPE Pipe Interrupt Flag Clear\n\nYou can [`read`](crate::Reg::read) this register and get [`pintenclr::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`pintenclr::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@pintenclr`]
94module"]
95#[doc(alias = "PINTENCLR")]
96pub type Pintenclr = crate::Reg<pintenclr::PintenclrSpec>;
97#[doc = "HOST_PIPE Pipe Interrupt Flag Clear"]
98pub mod pintenclr;
99#[doc = "PINTENSET (rw) register accessor: HOST_PIPE Pipe Interrupt Flag Set\n\nYou can [`read`](crate::Reg::read) this register and get [`pintenset::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`pintenset::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@pintenset`]
100module"]
101#[doc(alias = "PINTENSET")]
102pub type Pintenset = crate::Reg<pintenset::PintensetSpec>;
103#[doc = "HOST_PIPE Pipe Interrupt Flag Set"]
104pub mod pintenset;
atsamd51p/usb/host/host_pipe.rs

atsamd51p/usb/host/
host_pipe.rs
