atsamd51j/cmcc/
maint0.rs

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
#[doc = "Register `MAINT0` writer"]
pub type W = crate::W<Maint0Spec>;
#[doc = "Field `INVALL` writer - Cache Controller invalidate All"]
pub type InvallW<'a, REG> = crate::BitWriter<'a, REG>;
impl W {
    #[doc = "Bit 0 - Cache Controller invalidate All"]
    #[inline(always)]
    #[must_use]
    pub fn invall(&mut self) -> InvallW<Maint0Spec> {
        InvallW::new(self, 0)
    }
}
#[doc = "Cache Maintenance Register 0\n\nYou can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`maint0::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Maint0Spec;
impl crate::RegisterSpec for Maint0Spec {
    type Ux = u32;
}
#[doc = "`write(|w| ..)` method takes [`maint0::W`](W) writer structure"]
impl crate::Writable for Maint0Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets MAINT0 to value 0"]
impl crate::Resettable for Maint0Spec {
    const RESET_VALUE: u32 = 0;
}