atsamd51g/sdhc0/
sisr.rs

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
#[doc = "Register `SISR` reader"]
pub type R = crate::R<SisrSpec>;
#[doc = "Field `INTSSL` reader - Interrupt Signal for Each SDHC Slot"]
pub type IntsslR = crate::BitReader;
impl R {
    #[doc = "Bit 0 - Interrupt Signal for Each SDHC Slot"]
    #[inline(always)]
    pub fn intssl(&self) -> IntsslR {
        IntsslR::new((self.bits & 1) != 0)
    }
}
#[doc = "Slot Interrupt Status\n\nYou can [`read`](crate::Reg::read) this register and get [`sisr::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct SisrSpec;
impl crate::RegisterSpec for SisrSpec {
    type Ux = u16;
}
#[doc = "`read()` method returns [`sisr::R`](R) reader structure"]
impl crate::Readable for SisrSpec {}
#[doc = "`reset()` method sets SISR to value 0"]
impl crate::Resettable for SisrSpec {
    const RESET_VALUE: u16 = 0;
}