atsamd21j/dsu/
cid0.rs

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
#[doc = "Register `CID0` reader"]
pub type R = crate::R<Cid0Spec>;
#[doc = "Field `PREAMBLEB0` reader - Preamble Byte 0"]
pub type Preambleb0R = crate::FieldReader;
impl R {
    #[doc = "Bits 0:7 - Preamble Byte 0"]
    #[inline(always)]
    pub fn preambleb0(&self) -> Preambleb0R {
        Preambleb0R::new((self.bits & 0xff) as u8)
    }
}
#[doc = "Component Identification 0\n\nYou can [`read`](crate::Reg::read) this register and get [`cid0::R`](R). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Cid0Spec;
impl crate::RegisterSpec for Cid0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`cid0::R`](R) reader structure"]
impl crate::Readable for Cid0Spec {}
#[doc = "`reset()` method sets CID0 to value 0x0d"]
impl crate::Resettable for Cid0Spec {
    const RESET_VALUE: u32 = 0x0d;
}