atsamd11c/sysctrl/
dpllctrla.rs

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
#[doc = "Register `DPLLCTRLA` reader"]
pub type R = crate::R<DpllctrlaSpec>;
#[doc = "Register `DPLLCTRLA` writer"]
pub type W = crate::W<DpllctrlaSpec>;
#[doc = "Field `ENABLE` reader - DPLL Enable"]
pub type EnableR = crate::BitReader;
#[doc = "Field `ENABLE` writer - DPLL Enable"]
pub type EnableW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RUNSTDBY` reader - Run in Standby"]
pub type RunstdbyR = crate::BitReader;
#[doc = "Field `RUNSTDBY` writer - Run in Standby"]
pub type RunstdbyW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `ONDEMAND` reader - On Demand Clock Activation"]
pub type OndemandR = crate::BitReader;
#[doc = "Field `ONDEMAND` writer - On Demand Clock Activation"]
pub type OndemandW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 1 - DPLL Enable"]
    #[inline(always)]
    pub fn enable(&self) -> EnableR {
        EnableR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 6 - Run in Standby"]
    #[inline(always)]
    pub fn runstdby(&self) -> RunstdbyR {
        RunstdbyR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - On Demand Clock Activation"]
    #[inline(always)]
    pub fn ondemand(&self) -> OndemandR {
        OndemandR::new(((self.bits >> 7) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 1 - DPLL Enable"]
    #[inline(always)]
    #[must_use]
    pub fn enable(&mut self) -> EnableW<DpllctrlaSpec> {
        EnableW::new(self, 1)
    }
    #[doc = "Bit 6 - Run in Standby"]
    #[inline(always)]
    #[must_use]
    pub fn runstdby(&mut self) -> RunstdbyW<DpllctrlaSpec> {
        RunstdbyW::new(self, 6)
    }
    #[doc = "Bit 7 - On Demand Clock Activation"]
    #[inline(always)]
    #[must_use]
    pub fn ondemand(&mut self) -> OndemandW<DpllctrlaSpec> {
        OndemandW::new(self, 7)
    }
}
#[doc = "DPLL Control A\n\nYou can [`read`](crate::Reg::read) this register and get [`dpllctrla::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`dpllctrla::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct DpllctrlaSpec;
impl crate::RegisterSpec for DpllctrlaSpec {
    type Ux = u8;
}
#[doc = "`read()` method returns [`dpllctrla::R`](R) reader structure"]
impl crate::Readable for DpllctrlaSpec {}
#[doc = "`write(|w| ..)` method takes [`dpllctrla::W`](W) writer structure"]
impl crate::Writable for DpllctrlaSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u8 = 0;
}
#[doc = "`reset()` method sets DPLLCTRLA to value 0x80"]
impl crate::Resettable for DpllctrlaSpec {
    const RESET_VALUE: u8 = 0x80;
}