1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277
#[doc = r" Value read from the register"] pub struct R { bits: u8, } #[doc = r" Value to write to the register"] pub struct W { bits: u8, } impl super::REFCTRL { #[doc = r" Modifies the contents of the register"] #[inline] pub fn modify<F>(&self, f: F) where for<'w> F: FnOnce(&R, &'w mut W) -> &'w mut W, { let bits = self.register.get(); let r = R { bits }; let mut w = W { bits }; f(&r, &mut w); self.register.set(w.bits); } #[doc = r" Reads the contents of the register"] #[inline] pub fn read(&self) -> R { R { bits: self.register.get(), } } #[doc = r" Writes to the register"] #[inline] pub fn write<F>(&self, f: F) where F: FnOnce(&mut W) -> &mut W, { let mut w = W::reset_value(); f(&mut w); self.register.set(w.bits); } #[doc = r" Writes the reset value to the register"] #[inline] pub fn reset(&self) { self.write(|w| w) } } #[doc = "Possible values of the field `REFSEL`"] #[derive(Clone, Copy, Debug, PartialEq)] pub enum REFSELR { #[doc = "1.0V voltage reference"] INT1V, #[doc = "1/1.48 VDDANA"] INTVCC0, #[doc = "1/2 VDDANA (only for VDDANA > 2.0V)"] INTVCC1, #[doc = "External reference"] AREFA, #[doc = "External reference"] AREFB, #[doc = r" Reserved"] _Reserved(u8), } impl REFSELR { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bits(&self) -> u8 { match *self { REFSELR::INT1V => 0, REFSELR::INTVCC0 => 1, REFSELR::INTVCC1 => 2, REFSELR::AREFA => 3, REFSELR::AREFB => 4, REFSELR::_Reserved(bits) => bits, } } #[allow(missing_docs)] #[doc(hidden)] #[inline] pub fn _from(value: u8) -> REFSELR { match value { 0 => REFSELR::INT1V, 1 => REFSELR::INTVCC0, 2 => REFSELR::INTVCC1, 3 => REFSELR::AREFA, 4 => REFSELR::AREFB, i => REFSELR::_Reserved(i), } } #[doc = "Checks if the value of the field is `INT1V`"] #[inline] pub fn is_int1v(&self) -> bool { *self == REFSELR::INT1V } #[doc = "Checks if the value of the field is `INTVCC0`"] #[inline] pub fn is_intvcc0(&self) -> bool { *self == REFSELR::INTVCC0 } #[doc = "Checks if the value of the field is `INTVCC1`"] #[inline] pub fn is_intvcc1(&self) -> bool { *self == REFSELR::INTVCC1 } #[doc = "Checks if the value of the field is `AREFA`"] #[inline] pub fn is_arefa(&self) -> bool { *self == REFSELR::AREFA } #[doc = "Checks if the value of the field is `AREFB`"] #[inline] pub fn is_arefb(&self) -> bool { *self == REFSELR::AREFB } } #[doc = r" Value of the field"] pub struct REFCOMPR { bits: bool, } impl REFCOMPR { #[doc = r" Value of the field as raw bits"] #[inline] pub fn bit(&self) -> bool { self.bits } #[doc = r" Returns `true` if the bit is clear (0)"] #[inline] pub fn bit_is_clear(&self) -> bool { !self.bit() } #[doc = r" Returns `true` if the bit is set (1)"] #[inline] pub fn bit_is_set(&self) -> bool { self.bit() } } #[doc = "Values that can be written to the field `REFSEL`"] pub enum REFSELW { #[doc = "1.0V voltage reference"] INT1V, #[doc = "1/1.48 VDDANA"] INTVCC0, #[doc = "1/2 VDDANA (only for VDDANA > 2.0V)"] INTVCC1, #[doc = "External reference"] AREFA, #[doc = "External reference"] AREFB, } impl REFSELW { #[allow(missing_docs)] #[doc(hidden)] #[inline] pub fn _bits(&self) -> u8 { match *self { REFSELW::INT1V => 0, REFSELW::INTVCC0 => 1, REFSELW::INTVCC1 => 2, REFSELW::AREFA => 3, REFSELW::AREFB => 4, } } } #[doc = r" Proxy"] pub struct _REFSELW<'a> { w: &'a mut W, } impl<'a> _REFSELW<'a> { #[doc = r" Writes `variant` to the field"] #[inline] pub fn variant(self, variant: REFSELW) -> &'a mut W { unsafe { self.bits(variant._bits()) } } #[doc = "1.0V voltage reference"] #[inline] pub fn int1v(self) -> &'a mut W { self.variant(REFSELW::INT1V) } #[doc = "1/1.48 VDDANA"] #[inline] pub fn intvcc0(self) -> &'a mut W { self.variant(REFSELW::INTVCC0) } #[doc = "1/2 VDDANA (only for VDDANA > 2.0V)"] #[inline] pub fn intvcc1(self) -> &'a mut W { self.variant(REFSELW::INTVCC1) } #[doc = "External reference"] #[inline] pub fn arefa(self) -> &'a mut W { self.variant(REFSELW::AREFA) } #[doc = "External reference"] #[inline] pub fn arefb(self) -> &'a mut W { self.variant(REFSELW::AREFB) } #[doc = r" Writes raw bits to the field"] #[inline] pub unsafe fn bits(self, value: u8) -> &'a mut W { const MASK: u8 = 15; const OFFSET: u8 = 0; self.w.bits &= !((MASK as u8) << OFFSET); self.w.bits |= ((value & MASK) as u8) << OFFSET; self.w } } #[doc = r" Proxy"] pub struct _REFCOMPW<'a> { w: &'a mut W, } impl<'a> _REFCOMPW<'a> { #[doc = r" Sets the field bit"] pub fn set_bit(self) -> &'a mut W { self.bit(true) } #[doc = r" Clears the field bit"] pub fn clear_bit(self) -> &'a mut W { self.bit(false) } #[doc = r" Writes raw bits to the field"] #[inline] pub fn bit(self, value: bool) -> &'a mut W { const MASK: bool = true; const OFFSET: u8 = 7; self.w.bits &= !((MASK as u8) << OFFSET); self.w.bits |= ((value & MASK) as u8) << OFFSET; self.w } } impl R { #[doc = r" Value of the register as raw bits"] #[inline] pub fn bits(&self) -> u8 { self.bits } #[doc = "Bits 0:3 - Reference Selection"] #[inline] pub fn refsel(&self) -> REFSELR { REFSELR::_from({ const MASK: u8 = 15; const OFFSET: u8 = 0; ((self.bits >> OFFSET) & MASK as u8) as u8 }) } #[doc = "Bit 7 - Reference Buffer Offset Compensation Enable"] #[inline] pub fn refcomp(&self) -> REFCOMPR { let bits = { const MASK: bool = true; const OFFSET: u8 = 7; ((self.bits >> OFFSET) & MASK as u8) != 0 }; REFCOMPR { bits } } } impl W { #[doc = r" Reset value of the register"] #[inline] pub fn reset_value() -> W { W { bits: 0 } } #[doc = r" Writes raw bits to the register"] #[inline] pub unsafe fn bits(&mut self, bits: u8) -> &mut Self { self.bits = bits; self } #[doc = "Bits 0:3 - Reference Selection"] #[inline] pub fn refsel(&mut self) -> _REFSELW { _REFSELW { w: self } } #[doc = "Bit 7 - Reference Buffer Offset Compensation Enable"] #[inline] pub fn refcomp(&mut self) -> _REFCOMPW { _REFCOMPW { w: self } } }