[][src]Module itsybitsy_m0::gclk::gendiv

Generic Clock Generator Division

Structs

DIVR

Value of the field

IDR

Value of the field

R

Value read from the register

W

Value to write to the register

_DIVW

Proxy

_IDW

Proxy